Abstract: A manual hierarchical operation based method for clock tree synthesis is described in this paper. The implementation of this method is adopted in a communication chip design in a 0.13μm CMOS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback